



OSTROLENK, FABER, GERB & SOFFEN, LLP

10-23-00 A

Attorneys at Law

1180 Avenue of the Americas
New York, New York 10036-8403

Telex

23 6925

Facsimile

(212) 382-0888

Cable

Ostrofaber New York

JC32 U.S.P.T.O.
09/693772
10/20/00Express Mail # EL583744325USAsst. Commissioner of Patents and Trademarks
Washington, DC 20231

OFGS File No. : P/2635-55
Inventor : Kouichi FUNAYA and Osamu OOTSUKA
Title : A VIDEO CODE PROCESSING METHOD, WHICH CAN
GENERATE CONTINUOUS MOVING PICTURES
Assignee : NEC Corporation

Enclosed herewith please find the following documents in the above-identified application for United States Letters Patent:

30 Pages of Specification including Abstract and Claims
20 Numbered Claims Calculated as 20 Claims for Fee Purposes
5 Sheets of Drawing Containing Figures 1 to 5C.
XX Declaration and Power of Attorney
XX Priority is Claimed under 35 U.S.C. §119:
Convention Date 22 Oct. 1999 for Japan Appln. S.N. 301227/1999
XX Certified Priority Application
____ Verified Statement Claiming Small Entity Status under 37 C.F.R. §1.27.
____ Preliminary Amendment
____ PTO-1449
XX Assignment
XX Return-Addressed Post Card
OFGS Check No. 1699, which includes the fee of \$ 750., calculated as follows:

Basic Filing Fee: \$ 710.00
Additional Filing Fees:
 Total Number of Claims in Excess of 20, times \$
 Number of Independent Claims in Excess of 3, times \$
 One or More Multiple Dependent Claims: Total \$
Total Filing Fees or
Total Filing Fee Reduced 50% for Small Entity:
Assignment Recording Fee: \$40 40.00
TOTAL Filing Fee and Assignment Recording Fee: \$ 750.00

In the event the actual fee is greater than the payment submitted or is inadvertently not enclosed, or if any additional fee during the prosecution of this case is not paid, the Patent and Trademark Office is authorized to charge the underpayment to Deposit Account No. 15-0700.

EXPRESS MAIL CERTIFICATE

Respectfully submitted,

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee (mail label # EL583744325US) in an envelope addressed to: Asst. Commissioner of Patents and Trademarks, Washington, D.C. 20231, on October 20, 2000

Dorothy Jenkins

Name of Person Mailing Correspondence

Signature

October 20, 2000

Date of Signature

Steven I. Weisburd
Registration No.: 27,409
OSTROLENK, FABER, GERB & SOFFEN, LLP
1180 Avenue of the Americas
New York, New York 10036-8403
Telephone: (212) 382-0700

A VIDEO CODE PROCESSING METHOD, WHICH CAN GENERATE
CONTINUOUS MOVING PICTURES

Background of the Invention

5 1. Field of the Invention

The present invention relates to a method and apparatus for processing a video code, which can receive, as a original bit stream, a bit stream constituted by a video code, which is a digitized 10 video signal, and then output any one of the original bit stream and a converted bit stream into which the original bit stream is code-converted. More particularly, the present invention relates to a method and apparatus for processing a video code, 15 which can switch smoothly without disturbing a decoded picture when switching between the original bit stream and the converted bit stream.

2. Description of the Related Art

20 Conventionally, in this method for processing a video code, when a picture data serving as a video signal is encoded to generate a bit stream, a transcoding for converting a rate of the bit stream into a lower rate is carried out in order to reduce a 25 band of a transmission path or a memory capacity.

For example, in a case of a standard type MPEG2 to compress or expand a color moving picture, a bit

stream is transmitted as a transport stream from a transmission side through an antenna or a network to a reception side. If a band of the antenna or the network is low, the transmission side converts the 5 transport stream into another transport stream of a lower rate. That is, the transmission is done after the execution of the transcoding.

When the reception side records the transport stream, there may be the limitations, such as an upper 10 limit of a bit rate caused by a recorder or a record medium, an upper limit of a capacity and the like. The performance as a memory capacity of a recorder can be improved if the transport stream is converted into the transport stream of the lower rate when it is 15 recorded, namely, if it is recorded after the execution of the transcoding.

Although there may be various methods for the transcoding, it can be attained by a combination of a decoder and an encoder as a simple method. In short, 20 a bit stream is inputted to the decoder, and completely decoded. An output picture data is inputted to the encoder to then generate and output a bit stream of a desirable rate. However, this method carries out the processes for decoding and encoding 25 the bit stream. Thus, the output bit stream is more delayed than the input bit stream by a time necessary for the respective decoding and encoding processes.

For example, in a case of a compression method using a correlation between frames such as the MPEG2, a time delay is induced because of a rearrangement of the frames. That is, a bidirectionally predictive encode picture (B picture) is accumulated in the bit stream in an order different from a picture display order. In a case of a typical MPEG2 stream of [M=3], when the decoding process is done, it brings about a delay corresponding to three frames. Moreover, even when the encoding process is done, it brings about a delay corresponding to three frames since it waits for an intra encode picture (I-picture) and a predictive encode picture (P-picture).

That is, the bit stream on which the transcoding is performed has the delay corresponding to six frames with respect to the input original bit stream. For this reason, the simply switching operation between the original bit stream and the bit stream on which the transcoding is performed causes the moving picture to be discontinuous. Switching between them by omitting the rearrangement of the frames so as not to bring about the time delay results in the disturbance of a screen since the decoding and encoding processes are not carried out normally.

Here, the method for perfectly decoding by using the decoder has been already described as the method for the transcoding. However, as another

attaining method, for example, even a method for
decoding up to a DCT (Discrete Cosine Transformation)
area and again encoding and the like bring about the
situation similar to the above-mentioned situation
5 since the bit stream on which the transcoding is
performed has the delay with respect to the original
bit stream.

Conventionally, there are the proposals of the
techniques with regard to a buffer control and a rate
10 control of a bit stream itself on which the
transcoding is performed. However, there is no
information corresponding to a control with regard to
a time difference between the original bit stream and
the bit stream on which the transcoding is performed.
15

The above-mentioned conventional method and
system for processing the video code have the problem
that they can not generate the continuous moving
pictures when switching from the bit stream on which
the transcoding is performed to the original bit
20 stream, or from the original bit stream to the bit
stream on which the transcoding is performed, in the
course of the bit stream.

This is because the bit stream on which the
transcoding is performed has the delay corresponding
25 to the time necessary for the transcoding process as
compared with the original bit stream. Also, this is
because the simply switching operation can not be done

320207-22/2595

because of the difference of the bit stream structure caused by the encoding structure.

Summary of the Invention

5 The present invention is accomplished in view of the above mentioned problems. Therefore, an object of the present invention is to provide a method and system for processing a video code, which can generate continuous moving pictures even when switching from a
10 bit stream on which a transcoding is performed to an original bit stream, or from the original bit stream to the bit stream on which the transcoding is performed, in a course of the bit streams.

15 In order to achieve an aspect of the present invention, a video code processing method, includes:
 (a) providing a first original bit stream including a video code which is a digitized video signal; (b) generating a second original bit stream at a first timing by delaying the first original bit stream by a
20 specific time interval; (c) generating a converted bit stream at a second timing, the first original bit stream being code-converted into the converted bit stream; and (d) switching between the second original bit stream and the converted bit stream to output, and
25 wherein the specific time interval is adjusted such that the first timing is substantially equal to the second timing.

In this case, the specific time interval is adjusted such that continuous moving pictures corresponding to the first original bit stream can be obtained even when the (d) is performed in a course of 5 the second original bit stream and the converted bit stream.

Also in this case, each of the second original bit stream and the converted bit stream has a plurality of frames, and wherein the (d) includes 10 switching between the second original bit stream and the converted bit stream at a switching point corresponding to a start position or end position of one of the plurality of frames of the second original bit stream and the converted bit stream.

15 Further in this case, the first timing is determined by monitoring the second timing and controlling the specific time interval based on the monitoring result.

In this case, the first timing is determined by 20 monitoring the first and second timings and controlling the specific time interval based on the monitoring result.

Also in this case, the first timing is determined by monitoring the first and second timings 25 and performing feedback control on the specific time interval such that a difference between the first and second timings is reduced based on the monitoring

result.

Further in this case, the (d) includes switching between the second original bit stream and the converted bit stream at a switching point detected 5 in accordance with a bit stream structure of an encoded picture of the first original bit stream.

In this case, the switching point is detected in accordance with a bit stream structure of an 10 encoded picture of the first original bit stream such that continuous moving pictures corresponding to the first original bit stream can be obtained without a disturbance in the continuous moving pictures.

Also in this case, a video code processing method, further includes: (f) inputting a switch 15 command at a third timing, and wherein each of the second original bit stream and the converted bit stream corresponds to MPEG (Moving Picture Experts Group) 2 type and has a plurality of GOPs (Group of Picture), each of the plurality of GOPs including an 20 Intra-Picture (I Picture), a Predictive-Picture (P picture) and a Bidirectionally predictive-Picture (B picture), and wherein the (d) includes switching between the second original bit stream and the converted bit stream at a switching point 25 corresponding to a lead position of one of the plurality of GOPs which is on the third timing or the closest to the third timing after the third timing.

In order to achieve another aspect of the present invention, a video code processing apparatus, includes: a buffer section inputting a first original bit stream including a video code which is a digitized 5 video signal to generate a second original bit stream at a first timing by delaying the first original bit stream by a specific time interval; a transcoding section generating a converted bit stream at a second timing, the first original bit stream being code- 10 converted into the converted bit stream; and a switching section switching between the second original bit stream and the converted bit stream to output, and wherein the specific time interval is adjusted such that the first timing is substantially 15 equal to the second timing.

In this case, the specific time interval is adjusted such that continuous moving pictures corresponding to the first original bit stream can be obtained even when the switching section switches 20 between the second original bit stream and the converted bit stream in a course of the second original bit stream and the converted bit stream.

Also in this case, each of the second original bit stream and the converted bit stream has a 25 plurality of frames, and wherein the switching section switches between the second original bit stream and the converted bit stream at a switching point

CONFIDENTIAL

corresponding to a start position or end position of one of the plurality of frames of the second original bit stream and the converted bit stream.

Further in this case, a video code processing apparatus, further includes: a buffer controlling section monitoring the second timing to control the specific time interval based on the monitoring result.

In this case, a video code processing apparatus, further includes: a buffer controlling section monitoring the first and second timings to control the specific time interval based on the monitoring result.

Also in this case, a video code processing apparatus, further includes: a buffer controlling section monitoring the first and second timings to perform feedback control on the specific time interval such that a difference between the first and second timings is reduced based on the monitoring result.

Further in this case, the switching section switches between the second original bit stream and the converted bit stream at a switching point detected in accordance with a bit stream structure of an encoded picture of the first original bit stream.

In this case, a video code processing apparatus, further includes: a switch controlling section inputting a switch command at a third timing to determine a switching point at which the switching section switches between the second original bit

stream and the converted bit stream, and wherein each of the second original bit stream and the converted bit stream corresponds to MPEG (Moving Picture Experts Group) 2 type and has a plurality of GOPs (Group of Picture), each of the plurality of GOPs including an Intra-Picture (I Picture), a Predictive-Picture (P picture) and a Bidirectionally predictive-Picture (B picture), and wherein the switch controlling section determines the switching point such that the switching point corresponds to a lead position of one of the plurality of GOPs which is on the third timing or the closest to the third timing after the third timing.

Also in this case, the buffer section and the transcoding section and the switching section are included in a single unit.

Further in this case, the buffer section and the transcoding section and the switching section and the buffer controlling section are included in a single unit.

In this case, the buffer section and the transcoding section and the switching section and the buffer controlling section and the switch controlling section are included in a single unit.

It is possible to output an encoded data in which screens of moving pictures are coincident since such a device tentatively holds therein an input original bit stream and then makes a timing of the

input original bit stream coincide with a timing of an output of a bit stream on which a transcoding is performed.

Moreover, since a switching controller is included, it is possible to accurately treat an encoded data corresponding to the same screen of a moving picture even for a bit stream structure of a different kind of an encode picture.

10 **Brief Description of the Drawings**

Fig. 1 is a function block diagram showing an embodiment of the present invention;

Fig. 2A is a timing chart showing a original bit stream inputted to a transcoder of Fig. 1;

15 Fig. 2B is a timing chart showing a converted bit stream outputted by the transcoder of Fig. 1;

Fig. 2C is a timing chart showing a original bit stream outputted by a buffer of Fig. 1;

20 Fig. 3 is a function block diagram showing an embodiment of the present invention, differently from Fig. 1;

Fig. 4A is a timing chart showing a original bit stream inputted to a transcoder of Fig. 3;

25 Fig. 4B is a timing chart showing a converted bit stream outputted by the transcoder of Fig. 3;

Fig. 4C is a timing chart showing a command outputted by a buffer controller of Fig. 3;

Fig. 4D is a timing chart showing a original bit stream outputted by the buffer of Fig. 3;

Fig. 5A is a timing chart showing a raw or converted bit stream of Fig. 3;

5 Fig. 5B is a timing chart showing a switch command inputted to the switch controller of Fig. 3; and

Fig. 5C is a timing chart showing a switch command outputted by the switch controller of Fig. 3.

10

Description of the Preferred Embodiments

An embodiment of the present invention will be described below with reference to the attached drawings.

15

Fig. 1 is a function block diagram showing an embodiment of the present invention. It is provided with a transcoder 1 and a buffer 2 for receiving a original bit stream to be inputted, and a switcher 3 for switching any one of outputs of the transcoder 1 and the buffer 2 and then connecting it to an external portion.

20

Fig. 1 is different from the conventional system for processing a video code, in a fact that the buffer 2 is mounted.

25

The transcoder 1 inputs the original bit stream A to convert into a converted bit stream B of a low rate, and outputs to the switcher 3. The buffer 2

inputs the original bit stream A to hold therein only for a period of the conversion in the transcoder 1, and outputs to the switcher 3. The switcher 3 switches between the converted bit stream B outputted by the transcoder 1 and the original bit stream A outputted by the buffer 2, based on a switch command from the external portion, and outputs any one of the bit streams A, B to the external portion.

The operations of the function block in Fig. 1 will be described below with reference to Figs. 1 and 2A to 2C. Fig. 2A is a timing chart showing the original bit stream A inputted to the transcoder 1. Fig. 2B is a timing chart showing the converted bit stream B outputted by the transcoder 1. And, Fig. 2C is a timing chart showing the original bit stream A outputted by the buffer 2.

The converted bit stream B outputted by the transcoder 1 has a delay corresponding to a process time t_p in the transcoder 1, as compared with the original bit stream A inputted to the transcoder 1, as shown in Figs. 2A and 2B.

As shown in Figs. 2A and 2C, the buffer 2 holds therein the original bit stream A inputted to the transcoder 1 only for the process time t_p , and outputs it. Thus, in input sections of the switcher 3, respective frame positions of the converted bit stream B outputted by the transcoder 1 and the original bit

2020PT2V26960

stream A outputted by the buffer 2 are in temporal coincidence with each other. The switcher 3 switches between the two input signals, namely, between the converted bit stream B on which the transcoding is 5 performed and the original bit stream A outputted by the buffer 2, at a point such as a frame start or a frame end. As a result, it is possible to switch between the encode data without a disturbance in a moving picture.

10 An embodiment different from that of Fig. 1 will be described below with reference to Fig. 3. In Fig. 3, a system is provided with a transcoder 11, a buffer 12, a switcher 13, a buffer controller 14 and a switch controller 15.

15 Fig. 3 is different from Fig. 1 in a fact that the buffer controller 14 for controlling the buffer 12 and the switch controller 15 for controlling the switcher 13 are added.

The transcoder 11 has the function equal to the 20 conventional function of converting the original bit stream A into the converted bit stream B of the low rate. The transcoder 11 outputs the converted bit stream B to the switcher 13, the buffer controller 14 and the switch controller 15.

25 The buffer 12 tentatively holds therein the original bit stream A under the control of the buffer controller 14, and outputs to the switcher 13, the

buffer controller 14 and the switch controller 15.

The switcher 13 receives the converted bit stream B outputted by the transcoder 11 and the original bit stream A outputted by the buffer 12, 5 switches between the converted bit stream B and the original bit stream A, at a switch point between the frames, under the control of the switch controller 15, and outputs any one of the bit streams A, B to an external portion.

10 The buffer controller 14 receives the converted bit stream B from the transcoder 11 and the original bit stream A from the buffer 12. Based on the input signals A, B, the buffer controller 14 controls the buffer 12 so that the original bit stream A outputted 15 by the buffer 12 is temporally equal to the converted bit stream B outputted by the transcoder 11 at the switch point between the frames.

The switch controller 15 receives the converted bit stream B outputted by the transcoder 11 or the original bit stream A outputted by the buffer 12, and 20 controls the switcher 13 so as to switch at a timing suitable for the bit stream structure, based on a switch command inputted from the external portion.

The operations of the buffer controller 14 in 25 Fig. 3 will be described below with reference to Fig. 3 and Figs. 4A to 4D.

The converted bit stream B outputted by the

transcoder 11 has a delay corresponding to a process time tp in the transcoder 11, as compared with the original bit stream A inputted to the transcoder 11, as shown in Figs. 4A and 4B. The buffer 12
5 tentatively holds therein the original bit stream A, to output it, based on a command of the buffer controller 14 as shown in Figs. 4C and 4D.

As shown in Figs. 4B to 4D, the buffer controller 14 performs a control of holding and
10 outputting the bit stream, on the buffer 12 so that the converted bit stream B outputted by the transcoder 11 is temporally equal to the original bit stream A outputted by the buffer 12. For example, the buffer controller 14 compares the original bit stream A
15 outputted by the buffer 12 with the converted bit stream B outputted by the transcoder 11, and performs a feedback control on the buffer 12 so as to reduce a difference at a switch point between the frames to a small value, based on the comparison result.

20 The operations of the switch controller 15 in Fig. 3 will be described below with reference to Fig. 3 and Figs. 5A and 5B.

25 The switch controller 15 controls the switcher 13 so that the bit streams A, B are switched at an optimal timing. As the switch timing used in the switch controller 15, for example, when the bit streams corresponds to the MPEG2, it is possible to

use a unit of a group of pictures (GOP) composed of an intra encode picture (I-picture), an predictive encode picture (P-picture) and a bidirectionally predictive encode picture (B-picture) (refer to Fig. 5A).

5 Fig. 5A is a timing chart showing the converted bit stream B or the original bit stream A outputted by the buffer 12 which is received by the switch controller 15. Since the switch controller 15 receives the original bit stream A outputted by the 10 buffer 12, an input timing of the original bit stream A is equal to that of the converted bit stream B. As mentioned above, the two timings of the bit streams A, B received by the switch controller 15 are equal to each other. So, from the viewpoint that it may be any 15 timing of the two bit streams A, B, Fig. 5A shows the timing of the original bit stream A or the converted bit stream B.

As shown in Figs. 5B and 5C, let us suppose that the switch controller 15 receives the switch 20 command of the transcoding from a user or the system at a point T_i . The switch controller 15 detects a lead point T_s of a first GOP (refer to Fig. 5C) on and after the point T_i of Fig. 5B, in the original bit stream A outputted by the buffer 12 or the converted 25 bit stream B on which the transcoding is performed as shown in Fig. 5A. Then, the switch controller 15 instructs the switcher 13 to carry out the switching

20200727Z0635Z

operation at the lead point T_s .

The switcher 13 will be described below by referring back to Fig. 3.

The switcher 13 switches to any one of the two

5 input signals, namely, any one of the converted bit stream B on which the transcoding is performed and the original bit stream A outputted by the buffer 12, and connects it to an external output. In the MPEG2, all encoded pictures can be decoded for each the GOP.

10 Thus, any disturbance in the decoded pictures is never induced before and after the switching operation.

As mentioned above, the shortest switch point within the frame is selected for each of the bit stream structures of different kinds of encoded pictures. Thus, it is possible to accurately treat the encoded data corresponding to the same screen of the dynamic image in the shortest time, for the switch command (the switch command received at the point T_i in the above-mentioned example) from the external portion. Hence, even in any of the bit stream structures, it is possible to switch between the original bit stream A and the converted bit stream B without the disturbance in the picture in the shortest time, for the switch command from the external portion.

25 Also, in the above-mentioned case, the buffer 12 and the switcher 13 are explained as respective single members (units). However, instead of the

configuration, the transcoder 11 can contain therein the buffer function of the buffer 12 and the switch function of the switcher 13.

5 Here, the transcoder 11 containing therein the buffer function tentatively holds therein the original bit stream A until the original bit stream A is code-converted into the converted bit stream B, and then outputs the original bit stream A at the same timing as the output timing of the converted bit stream B.

10 Here, the transcoder 11 containing therein the switch function switches between the converted bit stream B and the original bit stream A having the same timing through the buffer function, based on the switch command from the external portion, and then 15 outputs to the external portion.

The transcoder 11 containing therein the buffer function and the switch function as mentioned above can further contain therein the buffer control function of the buffer controller 14 as mentioned 20 above. The transcoder 11 containing therein the buffer control function instructs the buffer function to make the output timings of both the bit streams B, A coincide with each other, based on the converted bit stream B and the original bit stream A outputted by 25 the buffer function, and accordingly controls the tentatively held amount of the original bit stream A.

The transcoder 11 containing therein the buffer

00020122726960

function, the switch function and the buffer control function as mentioned above can further contain therein the switch control function of the switch controller 15 as mentioned above. The transcoder 11 5 containing therein the switch control function detects the switch timing corresponding to the bit stream structure of any one encoded picture of both the bit streams B, A, based on the converted bit stream B and the original bit stream A outputted by the buffer function. After that, the transcoder 11, when 10 receiving the switch command from the external portion, makes it coincide with the switch timing, and instructs the switch function, and then outputs any one of the converted bit stream B and the original bit 15 stream A outputted by the buffer function.

In the above-mentioned explanation, the timing adjustment in the buffer is done at the frame unit, and the point of the switch control is defined as the GOP unit. However, another suitable unit may be 20 selected depending on the configuration of the bit stream.

Also, the function blocks are illustrated and described. However, it is free to separate or merge the functions as long as the separation or the merger 25 satisfies the above-mentioned functions. The above-mentioned explanations do not limit the present invention.

As mentioned above, the present invention can obtain the following effects.

The first effect lies in the fact that the continuous dynamic images can be generated even when 5 switching from the bit stream on which the transcoding is performed to the original bit stream, in the course of the bit streams, or switching from the original bit stream to the bit stream on which the transcoding is performed in the course of the bit streams.

10 This is because it is possible to output the original bit stream at the same timing as the bit stream on which the transcoding is performed, by mounting the buffer function in the original bit stream to be inputted. As a result, the encoded data 15 of the same dynamic image can be connected to the external output, even in any of the original bit stream and the bit stream on which the transcoding is performed.

The second effect lies in the fact that even in 20 any of the bit stream structures, the switching operation can be done without the disturbance in the picture, in the shortest time, for the switch command from the external portion.

This is because it is possible to switch 25 between the bit streams by selecting the optimal switch point from the bit stream structures based on the switch control function.

What is claimed is:

1. A video code processing method, comprising:

(a) providing a first original bit stream including a video code which is a digitized video signal;

5 (b) generating a second original bit stream at a first timing by delaying said first original bit stream by a specific time interval;

(c) generating a converted bit stream at a second timing, said first original bit stream 10 being code-converted into said converted bit stream; and

(d) switching between said second original bit stream and said converted bit stream to output, and

15 wherein said specific time interval is adjusted such that said first timing is substantially equal to said second timing.

2. A video code processing method according to

Claim 1, wherein said specific time interval is

adjusted such that continuous moving pictures

corresponding to said first original bit stream

5 can be obtained even when said (d) is performed in a course of said second original bit stream and said converted bit stream.

3. A video code processing method according to
Claim 1, wherein each of said second original bit
stream and said converted bit stream has a
plurality of frames, and

5 wherein said (d) includes switching between
said second original bit stream and said converted
bit stream at a switching point corresponding to a
start position or end position of one of said
plurality of frames of said second original bit
stream and said converted bit stream.

4. A video code processing method according to
Claim 1, wherein said first timing is determined
by monitoring said second timing and controlling
said specific time interval based on the
5 monitoring result.

5. A video code processing method according to
Claim 1, wherein said first timing is determined
by monitoring said first and second timings and
controlling said specific time interval based on
5 the monitoring result.

6. A video code processing method according to
Claim 5, wherein said first timing is determined
by monitoring said first and second timings and
performing feedback control on said specific time

5 interval such that a difference between said first
and second timings is reduced based on the
monitoring result.

7. A video code processing method according to
Claim 1, wherein said (d) includes switching
between said second original bit stream and said
converted bit stream at a switching point detected
in accordance with a bit stream structure of an
encoded picture of said first original bit stream.

5 8. A video code processing method according to
Claim 7, wherein said switching point is detected
in accordance with a bit stream structure of an
encoded picture of said first original bit stream
such that continuous moving pictures corresponding
to said first original bit stream can be obtained
without a disturbance in said continuous moving
pictures.

9. A video code processing method according to
Claim 1, further comprising:

(f) inputting a switch command at a third
timing, and

5 wherein each of said second original bit
stream and said converted bit stream corresponds
to MPEG (Moving Picture Experts Group) 2 type and

560207-24226965

has a plurality of GOPs (Group of Picture), each
of said plurality of GOPs including an Intra-
10 Picture (I Picture), a Predictive-Picture (P
picture) and a Bidirectionally predictive-Picture
(B picture), and

wherein said (d) includes switching between
said second original bit stream and said converted
45 bit stream at a switching point corresponding to a
lead position of one of said plurality of GOPs
which is on said third timing or the closest to
said third timing after said third timing.

10. A video code processing apparatus,
comprising:

a buffer section inputting a first original
bit stream including a video code which is a
5 digitized video signal to generate a second
original bit stream at a first timing by delaying
said first original bit stream by a specific time
interval;

10 a transcoding section generating a
converted bit stream at a second timing, said
first original bit stream being code-converted
into said converted bit stream; and

15 a switching section switching between said
second original bit stream and said converted bit
stream to output, and

wherein said specific time interval is adjusted such that said first timing is substantially equal to said second timing.

11. A video code processing apparatus according to Claim 10, wherein said specific time interval is adjusted such that continuous moving pictures corresponding to said first original bit stream can be obtained even when said switching section switches between said second original bit stream and said converted bit stream in a course of said second original bit stream and said converted bit stream.

12. A video code processing apparatus according to Claim 11, wherein each of said second original bit stream and said converted bit stream has a plurality of frames, and

5 wherein said switching section switches
between said second original bit stream and said
converted bit stream at a switching point
corresponding to a start position or end position
of one of said plurality of frames of said second
10 original bit stream and said converted bit stream.

13. A video code processing apparatus according to Claim 10, further comprising:

a buffer controlling section monitoring
said second timing to control said specific time
5 interval based on the monitoring result.

14. A video code processing apparatus according to Claim 10, further comprising:

a buffer controlling section monitoring said first and second timings to control said specific time interval based on the monitoring result.

15. A video code processing apparatus according to Claim 10, further comprising:

5 a buffer controlling section monitoring
said first and second timings to perform feedback
control on said specific time interval such that a
difference between said first and second timings
is reduced based on the monitoring result.

16. A video code processing apparatus according to Claim 10, wherein said switching section switches between said second original bit stream and said converted bit stream at a switching point 5 detected in accordance with a bit stream structure of an encoded picture of said first original bit stream.

17. A video code processing apparatus according to Claim 10, further comprising:

5 a switch controlling section inputting a switch command at a third timing to determine a switching point at which said switching section switches between said second original bit stream and said converted bit stream, and

10 wherein each of said second original bit stream and said converted bit stream corresponds to MPEG (Moving Picture Experts Group) 2 type and has a plurality of GOPs (Group of Picture), each of said plurality of GOPs including an Intra-Picture (I Picture), a Predictive-Picture (P picture) and a Bidirectionally predictive-Picture (B picture), and

15 wherein said switch controlling section determines said switching point such that said switching point corresponds to a lead position of one of said plurality of GOPs which is on said 20 third timing or the closest to said third timing after said third timing.

18. A video code processing apparatus according to Claim 10, wherein said buffer section and said transcoding section and said switching section are included in a single unit.

19. A video code processing apparatus according
to Claim 13, wherein said buffer section and said
transcoding section and said switching section and
said buffer controlling section are included in a
5 single unit.

20. A video code processing apparatus according
to Claim 17, wherein said buffer section and said
transcoding section and said switching section and
said buffer controlling section and said switch
controlling section are included in a single unit.

5
993572.10200

Abstract of the Disclosure

A video code processing method includes (a), (b), (c) and (d). The (a) step includes providing a first original bit stream including a video code which is a digitized video signal. The (b) step 5 includes generating a second original bit stream at a first timing by delaying the first original bit stream by a specific time interval. The (c) step includes generating a converted bit stream at a second timing. The first original bit stream is 10 code-converted into the converted bit stream. The (d) step includes switching between the second original bit stream and the converted bit stream to output. The specific time interval is adjusted 15 such that the first timing is substantially equal to the second timing.

000207242690

Fig. 1




Fig. 2A

INPUTTED ORIGINAL BIT STREAM A

A1 A2 A3 ...

tp

Fig. 2B

CONVERTED BIT STREAM B
OUTPUTTED BY TRANSCODER 1

B1 B2 B3 ...

tp

Fig. 2C

ORIGINAL BIT STREAM A
OUTPUTTED BY BUFFER 2

A1 A2 A3 ...

Fig. 3




Fig. 4 A

INPUTTED ORIGINAL BIT STREAM A

	A1	A2	A3	...
tp				

Fig. 4 B

CONVERTED BIT STREAM B
OUTPUTTED BY TRANSCODER 11

	B1	B2	B3	...
tp				

Fig. 4 C

BUFFER CONTROLLER 14

Fig. 4 D

ORIGINAL BIT STREAM A
OUTPUTTED BY BUFFER 12

	A1	A2	A3	...

Fig. 5A
ORIGINAL OR CONVERTED BIT STREAM




Fig. 5B
SWITCH COMMAND




Fig. 5C
SWITCH CONTROLLER 15



UNITED STATES OF AMERICA COMBINED DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION			OFGS FILE NO. P/2635-55																
<p>As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named) of the subject matter which is claimed and for which a patent is sought on the invention entitled:</p> <p>A VIDEO CODE PROCESSING METHOD, WHICH CAN GENERATE CONTINUOUS MOVING PICTURES</p>																			
<p>the specification of which is attached hereto, unless the following box is checked:</p> <p><input type="checkbox"/> was filed on _____ as United States patent Application Number or PCT International patent application number _____, and was amended on _____ (if any).</p>																			
<p>I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.</p> <p>I acknowledge the duty to disclose all information known to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.36.</p> <p>I hereby claim priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate or United States provisional application(s) listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:</p>																			
<p>Prior Foreign or Provisional Application(s)</p> <table border="1"> <thead> <tr> <th>COUNTRY</th> <th>APPLICATION NUMBER</th> <th>DATE OF FILING (day, month, year)</th> <th>PRIORITY CLAIMED UNDER 35 U.S.C. 119</th> </tr> </thead> <tbody> <tr> <td>Japan</td> <td>301227/1999</td> <td>22, 10, 1999</td> <td>YES <input checked="" type="checkbox"/> NO _____</td> </tr> <tr> <td></td> <td></td> <td></td> <td>YES _____ NO _____</td> </tr> <tr> <td></td> <td></td> <td></td> <td>YES _____ NO _____</td> </tr> </tbody> </table>				COUNTRY	APPLICATION NUMBER	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 35 U.S.C. 119	Japan	301227/1999	22, 10, 1999	YES <input checked="" type="checkbox"/> NO _____				YES _____ NO _____				YES _____ NO _____
COUNTRY	APPLICATION NUMBER	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 35 U.S.C. 119																
Japan	301227/1999	22, 10, 1999	YES <input checked="" type="checkbox"/> NO _____																
			YES _____ NO _____																
			YES _____ NO _____																
<p>I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.</p> <table border="1"> <thead> <tr> <th>UNITED STATES APPLICATION NUMBER</th> <th>DATE OF FILING (day, month, year)</th> <th>STATUS (patented, pending, abandoned)</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> </tr> </tbody> </table>				UNITED STATES APPLICATION NUMBER	DATE OF FILING (day, month, year)	STATUS (patented, pending, abandoned)													
UNITED STATES APPLICATION NUMBER	DATE OF FILING (day, month, year)	STATUS (patented, pending, abandoned)																	
<p>I hereby appoint customer no. 2352 OSTROLENK, FABER, GERB & SOFFEN, LLP, and the members of the firm, Samuel H. Weiner - Reg. No. 18,510; Jerome M. Berliner - Reg. No. 18,653; Robert C. Faber - Reg. No. 24,322; Edward A. Molman - Reg. No. 24,735; Stanley H. Lieberstein - Reg. No. 22,400; Steven I. Weisburd - Reg. No. 27,409; Max Moskowitz - Reg. No. 30,376; Stephen A. Soffen - Reg. No. 31,063; James A. Finder - Reg. No. 30,173; William O. Gray, III - Reg. No. 30,944; Louis C. Dujmich - Reg. No. 30,625 and Douglas A. Miro - Reg. No. 31,643, as attorneys with full power of substitution and revocation to prosecute this application, to transact all business in the Patent & Trademark Office connected therewith and to receive all correspondence.</p>																			
SEND CORRESPONDENCE TO:	OSTROLENK, FABER, GERB & SOFFEN, LLP 1180 AVENUE OF THE AMERICAS NEW YORK, NEW YORK 10036-8403 CUSTOMER NO. 2352	DIRECT TELEPHONE CALLS TO: (212) 382-0700																	
<p>I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.</p>		DATE	October 5, 2000																
FULL NAME OF SOLE OR FIRST INVENTOR KOUCHI FUNAYA	INVENTOR'S SIGNATURE <i>Kouchi Funaya</i>	COUNTRY OF CITIZENSHIP Japan																	
RESIDENCE (City and either State or Foreign Country) Tokyo, Japan																			
POST OFFICE ADDRESS c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan																			
FULL NAME OF SECOND JOINT INVENTOR (IF ANY) OSAMU OTSUKA	INVENTOR'S SIGNATURE <i>Osamu Otsuka</i>	DATE	October 5, 2000																
RESIDENCE (City and either State or Foreign Country) Tokyo, Japan	COUNTRY OF CITIZENSHIP Japan																		
POST OFFICE ADDRESS c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan																			
FULL NAME OF THIRD JOINT INVENTOR (IF ANY)	INVENTOR'S SIGNATURE	DATE																	
RESIDENCE (City and either State or Foreign Country)	COUNTRY OF CITIZENSHIP																		
POST OFFICE ADDRESS																			

CONTINUED ON PAGE 2